

AMENDMENTS TO THE CLAIMS

Claims 1-7 (Cancelled)

8. (Currently Amended) A method, comprising:
- speculatively allocating a first branch entry for a conditional branch in a speculative branch target buffer (SBTB) prior to execution of the conditional branch responsive to decoding the conditional branch and finding no branch entry in an architectural branch target buffer (ABTB) corresponding to the conditional branch;
- speculatively allocating a second branch entry for the conditional branch in [[a]] the SBTB responsive to a subsequent failed attempt to locate a branch entry in the ABTB corresponding to the conditional branch;
- allocating a third branch entry for the conditional branch in the ABTB after retirement of the conditional branch; and
- subsequently performing branch prediction for the conditional branch by determining a predicted target address branch based upon branch data associated with the second branch entry.
9. (Previously Presented) The method of claim 8, further comprising speculatively updating branch data associated with the first branch entry after said performing branch prediction for the conditional branch.

Claims 10-13 (Cancelled)

- C1
AS
14. (Currently Amended) A machine-readable medium having stored thereon data representing ~~sequences~~ sets of instructions, the ~~sequences~~ sets of instructions which, when executed by a ~~processor~~ machine, cause the ~~processor~~ machine to: speculatively allocate a first branch entry for a conditional branch in a speculative branch target buffer (SBTB) prior to execution of the conditional branch responsive to decoding the conditional branch and finding no branch entry in an architectural branch target buffer (ABTB) corresponding to the conditional branch; speculatively allocate a second branch entry for the conditional branch in a the SBTB responsive to a subsequent failed attempt to locate a branch entry in the ABTB corresponding to the conditional branch; allocate a third branch entry for the conditional branch in the ABTB after retirement of the conditional branch; and subsequently perform branch prediction for the conditional branch by determining a predicted target address branch based upon branch data associated with the second branch entry.
15. (Currently Amended) The machine-readable medium of claim 14, wherein the ~~sequences~~ sets of instructions which, when executed by the machine, further cause the ~~processor~~ machine to speculatively update branch data associated with the first branch entry after said performing branch prediction for the conditional branch.

16. (Previously Presented) A ~~branch~~ branch prediction circuit, comprising:

AB

a speculative branch target buffer (SBTB) cache having a plurality of branch entries to maintain speculative branch data associated with in-flight branches, the speculative branch data including a speculative history of taken/not-taken outcomes associated with the in-flight branches; and an architectural branch target buffer (ABTB) cache, coupled to the SBTB cache, the ABTB cache having a plurality of branch entries to maintain architectural branch data including the actual taken/not-taken outcomes associated with retired conditional branches.

17. (Previously Presented) The branch prediction circuit of claim 16, wherein the SBTB cache comprises a FIFO having entries corresponding to each of a plurality of pipeline stages of a microprocessor instruction pipeline.
18. (Currently Amended) The branch prediction circuit of claim 16, wherein the SBTB cache ~~is~~ comprises a dual-ported SBTB cache.
19. (Currently Amended) The branch prediction circuit of claim 16, wherein the SBTB cache ~~is~~ comprises a single-ported SBTB cache.
20. (Currently Amended) The branch prediction circuit of claim 16, wherein the ABTB cache ~~is~~ comprises a single-ported ABTB cache.
21. (Previously Presented) A processor, comprising:
a fetch unit to speculatively retrieve instruction data for processing by an instruction pipeline; and
a branch prediction circuit, coupled to the fetch unit, to predict final target addresses for branch instructions contained within the instruction data,
- C1

the branch prediction circuit including
a speculative branch target buffer (SBTB) cache having a plurality of branch
entries to maintain speculative branch data associated with in-flight
branches, the speculative branch data including a speculative history of
taken/not-taken outcomes associated with the in-flight branches, and
an architectural branch target buffer (ABTB) cache, coupled to the SBTB
cache, the ABTB having a plurality of branch entries to maintain
architectural branch data including the actual taken/not-taken
outcomes associated with retired conditional branches.

22. (Previously Presented) The processor of claim 21, wherein the SBTB cache comprises a FIFO having entries corresponding to each of a plurality of pipeline stages of the instruction pipeline.
23. (New) The method of claim 9, wherein the branch data includes a speculative history field representing the speculative taken or not-taken history of the branch for a predetermined window of executions of the branch, and wherein said speculatively updating branch data comprises updating the speculative history field to reflect the taken or not-taken status of its most recent execution.
24. (New) The machine-readable medium of claim 15, wherein the branch data includes a speculative history field representing the speculative taken or not-taken history of the branch for a predetermined window of executions of the branch, and wherein said speculatively updating branch data comprises updating the speculative history field to reflect the taken or not-taken status of

its most recent execution.

- C1
AS
25. (New) The processor of claim 21, wherein the SBTB cache comprises a dual-ported SBTB cache.
 26. (New) The processor of claim 21, wherein the SBTB cache comprises a single-ported SBTB cache.
 27. (New) The processor of claim 21, wherein the ABTB cache comprises a single-ported ABTB cache.
-